State Machine Flattening: Mapping Study and Assessment

Résultats de recherche: Contribution dans un livre/un catalogue/un rapport/dans les actes d'une conférenceArticle dans les actes d'une conférence/un colloque

91 Téléchargements (Pure)

Résumé

State machine formalisms equipped with hierarchy and parallelism allow to compactly model complex system behaviours. Such models can then be transformed into executable code or inputs for model-based testing and verification techniques. Generated artifacts are mostly flat descriptions of system behaviour. Flattening is thus an essential step of these transformations. To assess the importance of flattening, we have defined and applied a systematic mapping process and 30 publications were finally selected. However, it appeared that flattening is rarely the sole focus of the publications and that care devoted to the description and validation of flattening techniques varies greatly. Preliminary assessment of associated tool support indicated limited tool availability and scalability on challenging models. We see this initial investigation as a first step towards generic flattening techniques and scalable tool support, cornerstones of reliable model-based behavioural development.
langue originaleAnglais
titre2015 IEEE Eighth International Conference on Software Testing, Verification and Validation Workshops
Sous-titreICSTW
EditeurIEEE
Nombre de pages13
étatPublié - 21 mars 2014

    Empreinte digitale

Contient cette citation

Devroey, X., Perrouin, G., Cordy, M., Legay, A., Schobbens, P-Y., & Heymans, P. (2014). State Machine Flattening: Mapping Study and Assessment. Dans 2015 IEEE Eighth International Conference on Software Testing, Verification and Validation Workshops: ICSTW IEEE.